Effective lifetimes exceeding 300 μs in gettered p-type epitaxial kerfless silicon for photovoltaics by Powell, D. M. et al.
Effective lifetimes exceeding 300 s in gettered p-type epitaxial kerfless silicon for
photovoltaics
D. M. Powell, J. Hofstetter, D. P. Fenning, R. Hao, T. S. Ravi, and T. Buonassisi 
 
Citation: Applied Physics Letters 103, 263902 (2013); doi: 10.1063/1.4844915 
View online: http://dx.doi.org/10.1063/1.4844915 
View Table of Contents: http://scitation.aip.org/content/aip/journal/apl/103/26?ver=pdfcov 
Published by the AIP Publishing 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:  140.247.0.24
On: Tue, 21 Jan 2014 01:49:06
Effective lifetimes exceeding 300 ls in gettered p-type epitaxial kerfless
silicon for photovoltaics
D. M. Powell,1,a) J. Hofstetter,1 D. P. Fenning,1 R. Hao,2 T. S. Ravi,2 and T. Buonassisi1,b)
1Massachusetts Institute of Technology, Cambridge, Massachusetts 02139, USA
2Crystal Solar Inc., Santa Clara, California 95054, USA
(Received 1 September 2013; accepted 21 November 2013; published online 23 December 2013)
We evaluate defect concentrations and investigate the lifetime potential of p-type single-crystal
kerfless silicon produced via epitaxy for photovoltaics. In gettered material, low interstitial iron
concentrations (as low as (3.26 2.2) 109 cm3) suggest that minority-carrier lifetime is not
limited by dissolved iron. An increase in gettered lifetime from <20 to >300 ls is observed after
increasing growth cleanliness. This improvement coincides with reductions in the concentration of
Mo, V, Nb, and Cr impurities, but negligible change in the low area-fraction (<5%) of dislocated
regions. Device simulations indicate that the high bulk lifetime of this material could support solar
cell efficiencies >23%.VC 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4844915]
Kerfless crystalline silicon (c-Si) represents a promising
approach to reduce the cost of solar-cell manufacturing by
producing wafers directly from gaseous or molten silicon,
avoiding ingot crystallization and wire-sawing.1–6 Kerfless
materials could reduce silicon consumption by 10 relative
to ingot c-Si technology with high-efficiency thin devices.6
Kerfless materials could also streamline the manufacturing
process, obviate the use of some consumables, reduce factory
cost, and allow for potentially non-planar modules with thin-
wafer production.4,6
While a variety of approaches are available for kerfless
wafer production,1–4,6 we posit that attempts to commercialize
kerfless wafers have historically been inhibited by low bulk
minority-carrier lifetime (sbulk). Wafers from vertical ribbon
growth processes2 contain average dislocation densities of
104>106 cm2,7–9 which in combination with metal impur-
ities including iron,7 limit minority-carrier lifetime and device
performance (record efficiencies: 18.2% edge-defined film-fed
growth, 17.8% string ribbon).9,10 Given the strong dependence
of manufacturing6,11 and installation12 costs on module effi-
ciency, we stress the risk of bulk-defect-induced efficiency
reductions to offset the cost savings of a kerfless process.
In this contribution, we evaluate the gettering response of
kerfless epitaxial (epi) silicon and characterize defects in the
material. Wafers grown from gas on porous silicon were intro-
duced as the Canon ELTRAN process for integrated-circuit
applications.3,13 Epitaxial silicon is grown atop a porous release
bilayer at an average rate of >4lm/min,3,14 with a low struc-
tural defect density of approximately 104 cm2.15–17 The epi
silicon is exfoliated, leaving a single-crystal kerfless c-Si wafer
and reusable substrate (over 50 cycles demonstrated).3,14 Epi
kerfless silicon may offer additional performance advantages,
such as repeatable n- and p-type doping that is tunable through
the wafer thickness.17
Solar cell efficiency results up to 20.6% have been
reported with epi silicon;18 however, the maximum reported
effective lifetimes (seff) of approximately 150ls, on n-type
wafers,19 may limit device efficiency. Even for thin wafers,
sbulk requirements increase for high-efficiency devices.
20,21 For
a planar high-efficiency device architecture with a 50lm thick
substrate, our PC1D simulation22 predicts sbulk> 340ls (diffu-
sion length 20wafer thickness)20 is required for maximum
efficiency. Interdigitated back-contact architectures, as
employed in commercial devices exceeding 24% efficiency,
have more stringent requirements, sbulk> 5 ms, for maximum
efficiency.23
Herein, we demonstrate that kerfless epi silicon can
achieve the sbulk required to support planar cell architectures
with efficiencies >23%. Wafers are produced in two genera-
tions (“Gen I” and “Gen II” henceforth) with growth system
contamination control increasing by generation. After gette-
ring with both standard and extended processes at an injection
level (Dn) of 1015 cm3, seff is <20ls in Gen I material while
seff is improved to >300ls in Gen II. We perform
injection-dependent lifetime measurements to determine the
concentration and performance-impact of interstitial iron and
conclude that this defect is not the principal performance-limit
in either generation of gettered material. The wafer surface
area fraction of high (>105 cm2) dislocation density is com-
parable between generations (both cases <5%), suggesting
that structural defects are not responsible for the observed life-
time improvement. Via bulk mass spectrometry, we evaluate
the concentrations of metal impurities and hypothesize that
reduced concentrations of slowly-diffusing impurities incor-
porated during growth may enable the lifetime improvement
observed in the second generation of material.
As samples for this study, boron-doped p-type kerfless
wafers are epitaxially grown to a thickness of 55–110 lm.
Gen II material is produced in an upgraded growth system
that has been developed for industrial production with
improved impurity management in system components and
greater automation. As-grown wafers are exfoliated and
laser-cut into approximately 4 4 cm2 samples. Bulk resis-
tivity is measured with a four-point probe (Keithley 4200,
Cascade Microtech probe), yielding 0.50 X cm (Gen I) and
1.79 X cm (Gen II), with doping concentrations24 and carrier
diffusivities subsequently calculated.
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First, we describe the processing and characterization per-
formed on the material. Injection-dependent seff is measured
by quasi-steady-state photoconductance (QSSPC) and tran-
sient photoconductance decay (PCD) (Sinton WCT-120) with
Al2O3 surface passivation.
25,26 After chemical polishing and
RCA cleaning, 20 nm of Al2O3 is deposited on both sides with
thermal atomic-layer-deposition at 200 C (Cambridge
NanoTech Savannah 200).27–29 Samples are then annealed in
N2 for 10 min at approximately 350
C.28
To account for the amount of illumination that is
absorbed by each sample during lifetime measurements, a
thickness-dependent “optical constant” is calculated
(0.59–0.65) using a PC1D22 model for the short-circuit cur-
rent of a sample under illumination from a Sinton WCT-120
flash lamp.26,30 The model assumes a 20 nm passivation layer
with an index of refraction of 1.63.31 To minimize noise in
the data, 50 measurements are averaged for high lifetime
(>100 ls) samples. Error bounds for lifetime are 610%.32
Lifetime values are reported at an injection condition of
Dn¼ 1015 cm3 unless otherwise specified.
To estimate sbulk, the surface recombination velocity
(SRV) of our Al2O3 passivation is evaluated
28 by comparing
a seff of 1.43 ms measured with a double-side polished
253 lm 3 X cm float zone wafer after chemical polishing (to
match the preparation of the kerfless samples), to the intrin-
sic sbulk per the model of Richter et al.
33 The resulting SRV
of 8.1 cm/s is applied at all injection-levels for the kerfless
samples, although doping and surface differences may mod-
ify the result.29 We note, however, that interstitial iron con-
centration ([Fei]) measurements are insensitive to SRV if it
is unaffected by illumination and sufficiently passivating.
Phosphorus-diffusion gettering in a POCl3 tube furnace
(Tystar Tytan 3800) is performed after as-grown passivation
and RCA cleaning followed by a HF dip. Two-sided gettering
is performed on free-standing wafers. Two processes are
tested: A standard process with a 25 min 845 C plateau fol-
lowed by pull-out and free cooling to room temperature, and
low-temperature anneal (LTA)34 process with the same pla-
teau, but with cooling at 2.6 C/min to a 2 h 575 C anneal.
The latter profile is inspired by the time-temperature-transfor-
mation diagram for dissolved iron in silicon35 and tests for
available gains from optimization of the standard process to
reduce [Fei]. A sheet resistance of 75
þ11
20 X/sq is measured on
the front and back of a single sample after the standard process
and 77þ1011 X/sq after the LTA. The emitter is removed follow-
ing gettering by chemical polishing (8lm removed). Samples
are re-passivated following the procedure above for
post-gettering measurements.
To measure [Fei], seff is measured after illumination to
dissociate iron-boron pairs (Fei-Bs) (20 flashes, Semilab
WT-2000) and subsequent Fei-Bs re-association (approxi-
mately 1 h Gen 1, 3.5 h Gen II).26,36,37 Figure 1 shows the
injection-level dependent lifetime of Gen II samples after dis-
sociation and re-association, with the estimated bulk lifetime
from our estimated SRV. For [Fei] measurement, we compare
lifetimes at Dn¼ 1015 cm3, above the “crossover point”
discussed in Macdonald et al.37,38 Capture cross sections for
electrons and holes are taken as rn¼ 5.0 1015 cm2 and
rp¼ 3.0 1015 cm2 or for Fei-Bs pairs and rn¼ 1.3
 1014 cm2 and rp¼ 7.0 1017 cm2 for Fei.37,39,40
Lifetimes for the kerfless samples are quoted with Fei-Bs pairs
dissociated (illuminated). Five measurements are averaged to
avoid re-dissociation of Fei-Bs pairs during “dark” Gen II life-
time measurements for [Fei], although 50 measurements are
averaged in Figure 1. Error bounds for [Fei] are calculated
assuming 61.5% uncertainty for repeated lifetime measure-
ments32 and random propagation through the [Fei]
calculation.41
Next, we examine the impact of three potential lifetime-
limiting defects in each generation of kerfless epi material.
First, we evaluate the role of dissolved iron, a common
performance-limiting defect in kerfless ribbon materials.7,42 In
Gen I material after standard gettering, we measure a seff of
126 1.2ls, an implied open circuit voltage (VOC) at 1 sun of
647 mV, and an [Fei] of (5.06 7.4) 1010 cm3 in a 52lm
thick sample. The LTA process results in an [Fei] of
(3.06 9.8)1010 cm3, but yields a reduced seff of 96 0.9ls
and implied-VOC of 628 mV in a 57lm sample. The change
in [Fei] between processes is inconclusive, as the observed
change is within the calculated error. After standard gettering
of Gen II material, seff is 3426 34ls, implied-VOC is
710 mV, and [Fei] is (2.56 0.23) 1010 cm3 with a 95lm
sample (Figure 1). With the LTA process, seff is 3136 31ls,
implied-VOC is 713 mV, and [Fei] is (3.26 2.2)  109 cm3
with an 80lm sample. Although the standard process pro-
vides a higher seff than the LTA, sbulk is nearly equivalent,
arising from different surface lifetimes due to different sample
thicknesses. We note that the Gen II LTA sample is not cen-
tered during QSSPC measurements to maximize seff. When
centered, the Gen II LTA seff is 2946 29ls.
To identify the performance impact of Fei, we compare
sbulk against the maximum lifetime obtainable with a given
[Fei].
40,43 Estimated sbulk, calculated with our estimate of
SRV, for champion samples after gettering and illumination
are shown in Figure 2. Dashed lines show the estimated life-
time limits from Auger and radiative recombination32 and a
simplified44 Shockley-Read-Hall recombination model at Fei
per the QSS-Model from Cuevas.45 The data suggests that
FIG. 1. Effective minority-carrier lifetimes of champion Gen II samples af-
ter P-diffusion gettering (standard process red; LTA blue) as a function of
injection-level with dissociated (full symbols) and associated (open sym-
bols) Fei-Bs pairs. Lifetime decay and the “crossover point” can be observed
with the standard process after Fei-Bs re-association, while the LTA process
does not indicate significant [Fei]. The estimated bulk lifetime is shown with
SRV¼ 8.1 cm/s.
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defects other than Fei limit bulk minority-carrier lifetimes in
both Gen I and Gen II materials after gettering because sbulk
values are well below the Fei-limited lifetime
40,43 and sbulk is
not improved with the LTA process.
The estimated sbulk is improved by approximately two
orders of magnitude in Gen II relative to Gen I material.
With similar [Fei], a reduction of another lifetime-limiting
defect is suggested (Figure 2). Structural defects are one pos-
sibility and are believed to originate in single-crystal epi
wafers from incomplete pore closure during porous silicon
annealing.15,46 Stacking faults and dislocations are revealed in
portions of Gen I (1 cm2) and Gen II (4 cm2) samples after get-
tering47 and analyzed with an optical microscope and counting
software.48 The wafer surface area covered by regions of high
(>105 cm2) dislocation density, a predictor of performance
loss,8,49 of both Gen I and Gen II materials are comparable
(<5%), and thus deemed not to be the defect responsible for
the dramatic increase in lifetime between generations.
Next, we consider the role of impurity species besides
iron. Inductively coupled plasma mass spectrometry (ICP-
MS, Fraunhofer Center for Silicon Photovoltaics) is per-
formed to measure the concentrations of 20 impurity ele-
ments before gettering in approximately 1 g of Gen I and
>2 g of Gen II material (1 and 2 ICP-MS samples respec-
tively). Gen II material exhibits reduced concentrations of
deleterious impurities50 that are slowly-diffusing and may
prove difficult to getter:51 Molybdenum (82% reduction to
detection limit), Vanadium (59% reduction), and Niobium
(40% reduction).52 Chromium also decreased in Gen II mate-
rial (91% reduction); however, the difference in post-
gettering performance between generations leads us to sus-
pect the aforementioned species. No change above the error
of the measurement was detected for the other impurities
tested (Mg, Al, P, Ti, Mn, Fe, Ni, Co, Cu, Zn, Zr, Ag, Sn, W,
and Au). The evidence suggests that a reduction of slowly-
diffusing impurities in the as-grown material may be critical
for the observed lifetime improvement in Gen II material.
In light of this analysis, we comment on the ultimate
lifetime potential of epi material in comparison to industry-
standard ingot multicrystalline silicon (mc-Si). The area
fraction of high (>105 cm2) dislocation density is low
(<5%), suggesting that dislocations may be less of a lifetime
limitation for epi than even small-grained mc-Si.53 We note
that mc-Si wafers obtain similarly low [Fei] 1010 cm3
directly after low-temperature annealing,53,54 yet average
effective lifetimes are shown to be limited to 200 ls.54 In
addition, the absence of grain boundaries in epi material
eliminates a potential source of open-circuit voltage loss.55
Future work will elucidate the performance impact of struc-
tural defects in kerfless epi. However, we hypothesize that
the control of impurities, especially through substrate
re-uses, may be the crucial determinant of lifetime for this
material.
Finally, we estimate the performance potential of
epi-based solar cells using a PC1D22 simulation for a high-
efficiency device architecture (Table I), and explore the opti-
mal epi wafer thickness. The device includes a lightly-doped
120 X/sq emitter with low series and contact resistance, and a
locally contacted and passivated rear.56 PC1D was used to
simulate this 2-D architecture with cell-area-normalized val-
ues for rear contact resistance and reflectance, as is done by
default in PC1D for external reflectivity.
With a 50lm wafer, the simulation indicates that the
excess electron density at the maximum-power point is approx-
imately 1.4 1015 cm3 in the bulk of the device with high
lifetime material.20,21,57 The seff of the champion standard get-
tering Gen II sample is 3576 36ls after illumination at
Dn¼ 1.4 1015 cm3, resulting in an estimated sbulk of 924ls
assuming a SRV of 8.1 cm/s (Figure 1). This lifetime in the
bulk of the device achieves an estimated efficiency of 22.4%
with a 50lm wafer and >23% with increased wafer thick-
nesses (Figure 3(a)). Lower-performance material,
sbulk¼ 50ls, provides reduced cell performance and optimum
thickness relative to the Gen II material due to diffusion length
limitations.21
A cost-performance11,68 model explores trade-offs
between efficiency, wafer thickness, and manufacturing yield
for kerfless silicon (Figure 3(b)). Without input from our
industrial collaborators, we have estimated an optimum wa-
fer thickness for cost of 50–60lm for Gen II material.
Yields for the separate wafer, cell, and module manufactur-
ing steps are u ¼ 54:47 t0:111 based on free standing
wafers during cell processing,11,69 and a wafer production
throughput multiplier is k ¼ 36:38 t0:917,15 with t as the
FIG. 2. Estimated bulk minority-carrier lifetimes of two generations of kerf-
less wafers after P-diffusion gettering compared to theoretical lifetime limits
at Dn¼ 1015 cm3. An approximate two orders of magnitude improvement
in sbulk after gettering is observed for Gen II relative to Gen I material. The
minimal impact of the LTA processes and difference between the realized
and theoretical lifetime limits suggest that defects other than Fei limit
post-gettering lifetimes.
TABLE I. Solar cell simulation input parameters
Parameter Value Reference
Front external reflectivity [%] 5.0 58
Front/rear internal reflectance [%] 92.5/95.0 59 and 60
Series/shunt resistance [X cm2] 0.3/10 000 61–63
Front/rear contact resistance [X cm2] 0.027/0.027 64 and 65
Effective front/rear SRV [cm/s] 2000/30 20, 28, 29, and 60
Wafer doping [cm3] p, 3 1016
Peak emitter doping [cm3] n, 5 1019 65–67
Emitter sheet resistance [X/sq] 120.2 63, 65, and 66
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wafer thickness in microns. We observe a cost minimum
from the trade-off of efficiency and yield, which both favor
thicker wafers, and silicon usage and throughput, which both
favor thinner wafers. While precise values will vary depend-
ing on process details, this calculation highlights the need for
high-yield manufacturing processes, good light trapping, and
good surface passivation to minimize thickness and sufficient
sbulk to maximize efficiency.
In conclusion, effective minority-carrier lifetimes >300ls
at Dn¼ 1015 cm3 are demonstrated in epitaxially grown
kerfless silicon after gettering. Fei concentrations of
(2.56 0.23) 1010 cm3 are measured with a standard getter-
ing process and (3.26 2.2) 109 cm3 after a low-temperature
anneal in the second generation of material. Our analysis sug-
gests that lifetime in both generations of material is not limited
by interstitial iron after gettering. We observed a low area frac-
tion (<5%) of high (>105 cm2) structural-defect density
in both generations of material. We hypothesize that reductions
in the concentration of slowly-diffusing metal impurities
may enable the approximately two orders of magnitude
lifetime improvement observed in Gen II material. Our
cost-performance model estimates that the achieved lifetimes
could support cell efficiencies >23% and suggests an optimum
thickness regime of 50–60lm for cost. We note that as succes-
sive generations of PV silicon materials become “cleaner,”
there is a need to develop and employ defect characterization
tools that can determine the identities and impacts of low
concentrations of performance-limiting impurities.70
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